

PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 29/76, 29/94, 31/062, 31/113, 31/119, 21/265, 21/44		A1	(11) International Publication Number: WO 97/07547
			(43) International Publication Date: 27 February 1997 (27.02.97)
(21) International Application Number: PCT/US96/13289			(81) Designated States: CA, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report. With amended claims.
(22) International Filing Date: 21 August 1996 (21.08.96)			
(30) Priority Data: 533,814 21 August 1995 (21.08.95) US			
(71) Applicant: SILICONIX INCORPORATED [US/US]; 2201 Laurelwood Road, Santa Clara, CA 95054 (US).			
(72) Inventors: HSHIEH, Fwu-Iuan; 20768 Sevilla Lane, Saratoga, CA 95070 (US). CHANG, Mike, F.; 13095 Montebello Road, Cupertino, CA 95014 (US). CHEN, Kuo-In; 1673 Newcastle Drive, Los Altos, CA 94024 (US). WILLIAMS, Richard, K.; 10292 Norwick Drive, Cupertino, CA 95014 (US). DARWISH, Mohamed; 12891 Aberdeen Court, Saratoga, CA 95070 (US).			
(74) Agents: KLIVANS, Norman, R. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, Suite 700, 25 Metro Drive, San Jose, CA 95110 (US).			

(54) Title: HIGH DENSITY TRENCHED DMOS TRANSISTOR



(57) Abstract

The cell density of a trench DMOS transistor is increased by overcoming the problem of lateral diffusion of deep P+ body regions. This problem is solved by forming the deep P+ body region (16) using a high energy implant into a single epitaxial layer (12). The cell density is improved to more than 12 million cells per square inch.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

HIGH DENSITY TRENCHED DMOS TRANSISTOR

BACKGROUND OF THE INVENTION5 Field of the Invention

This invention relates to transistors, and more specifically to a high density trench DMOS transistor.

10 Description of the Prior Art

DMOS (diffused metal oxide semiconductor) transistors are well known. Typically, these transistors are used in integrated circuits or for power transistors. Some DMOS transistors are trench DMOS transistors; the gate electrode is a conductive material, typically polycrystalline silicon (polysilicon), located in a trench in the transistor substrate, where the sidewalls and bottom of the trench are insulated with silicon dioxide. The trench structure increases transistor density, i.e. reduces the surface area consumed by the polysilicon gate of each transistor. Typically such transistors are used in low voltage applications where a transistor includes a large number (thousands) of cells. Each cell is defined by a source region diffused into the substrate and by the gate electrode trenches.

In typical DMOS transistors using a trench gate electrode, in order to avoid destructive breakdown occurring at the bottom of the trench into the underlying drain region, such transistors are fabricated so that a P+ deep body region extends deeper than does the bottom of the trench into the substrate (drain region). Thus rather than destructive breakdown occurring at the trench bottom, instead avalanche breakdown occurs from the lowest portion of this P+ deep body region into the underlying drain region. However due to device physics limitations, the cell

density of such transistors is thereby restricted by lateral diffusion of this P+ deep body region. That is, in order to provide a P+ deep body region that extends deep enough into the substrate, the drive in
5 step causes this P+ deep body region to diffuse laterally. If it diffuses too far laterally, it may coalesce with an adjacent P+ deep body region and degrade transistor performance.

Hence, in order to allow deep enough extension of
10 the P+ deep body region into the substrate, the transistor cells each must be relatively large in surface area so that the lateral diffusion does not allow such coalescing. This increases the surface area consumed by each cell, or in other words increases the
15 size of the transistor. As is well known, it is a primary goal of power MOSFET fabrication to minimize chip surface area. This lateral diffusion of the P+ deep body region prevents optimization of transistor density and hence wastes chip surface area.

20

SUMMARY

In accordance with the invention, cell density is increased in a DMOS transistor. In some embodiments this is accomplished by providing a very narrow (in
25 lateral dimension) P+ deep body region with little or no lateral diffusion. In a first embodiment, the P+ deep body region is implanted at high energy (i.e. 140 to 160 KeV) so as to drive the P+ deep body region down further into the substrate. This is approximately
30 three times the conventional implantation energy for such a P+ deep body region. This deep (high energy) implantation is performed after the P body diffusion and is usually carried out at high temperature. This reduces the amount of the P+ deep body diffusion, and
35 achieves the final desired depth of the P+ deep body region with lower subsequent temperature cycles.

In a second embodiment, in addition to the high energy P+ deep body implant, a double epitaxial layer is provided underlying the body region, with the P+ deep body P+ region not extending below the depth of the trench. Instead, the double epitaxial layer provides the desired current path away from the bottom of the trenches. In the second embodiment, the P+ deep body implant is high energy but is shallower in depth than in the first embodiment due to less diffusion.

In a third embodiment, there is no P+ deep body implantation at all and instead only the double epitaxial layer is used underneath the body region.

It has been found that in accordance with the invention, cell density may be improved to e.g. greater than 12 million cells per square inch. Advantageously in accordance with each of the three embodiments, the destructive breakdown at the bottom of the trench (characterized by the accompanying gate oxide rupture due to an excessive local electric field) is avoided.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a cross-section of a transistor in accordance with the first embodiment of the invention using a high energy P+ deep body implant.

Figure 2 shows a cross-section of a transistor in accordance with the second embodiment of the invention using a shallower P+ deep body implant with a double epitaxial layer.

Figure 3 shows a third embodiment of the invention with no deep P+ body implant and with a double epitaxial layer.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1 shows a cross-section of a transistor in the first embodiment of the invention. It is to be understood that this cross-section is drawn

conventionally showing a portion of several cells of a typical transistor which may include thousands of such cells. However, a single cell transistor is also possible. Also, while the present disclosure is
5 directed to a transistor having a negatively (N) doped substrate, a positively (P) doped body region and an N doped source region, it is to be understood that complementary devices are also possible wherein each doping type is reversed in terms of conductivity type.

10 Also, the cross-sections shown here are not drawn to scale but are intended to be illustrative. While the various transistor doped regions shown here are conventionally delineated by lines, this is intended to be illustrative rather than representative. In the
15 figures, identical reference numbers used in various figures are intended to denote similar structures for convenience of understanding. Also, the various parameters disclosed herein for thicknesses, depths, widths, doping concentrations and dosages and
20 implantation energies are illustrative rather than limiting. Also, various materials may be used for the positive and negative type dopants. While the substances conventionally used for these dopant types may be used, this is not limiting.

25 Figure 1 therefore shows a cross-section of several cells of the transistor which includes a drain region 10 N+ doped to a resistivity of 1 to 5 milliohm•cm and of conventional thickness. Conventionally a metallized drain electrode (not shown)
30 is formed on the bottom surface of this drain region 10 as an electrical contact thereto. Grown on the drain region 10 (substrate) is an N- doped epitaxial layer 12 (this need not be an epitaxial layer but is conventionally so formed) which has a resistivity of
35 0.7 to 1.0 milliohm•cm and hence a typical dopant level of 5×10^{15} to $1 \times 10^{16}/\text{cm}^3$. The N- doped portion of the

epitaxial layer in the transistor is called a drift region. The epitaxial layer 12 has a total thickness typically of 8 to 12 μm .

5 A P doped body region 14 is formed in the upper portion of the epitaxial layer 12. A typical dopant level of the body region 14 is $5 \times 10^{15}/\text{cm}^3$. Included as a part of the body region 14 is a P+ deep body region 16 which has a total depth from the principal surface of the semiconductor body of about 2.5 μm . A typical
10 doping level of the P+ deep body region 16 is $2 \times 10^{19}/\text{cm}^3$.

Penetrating from the principal surface of the semiconductor body into the drift region 12 is a set of trenches. Each trench is lined with a gate oxide layer 24 which is typically 0.07 μm thick and each trench is
15 filled with a conductive doped polysilicon gate electrode 22. A typical depth of each trench is 1 to 2 μm . Typically therefore the P+ deep body region extends 0.5 μm below the bottom of the trench. Thus the P+ deep body region 16 approaches to within 2 μm of
20 drain region 10. P+ deep body region 16 is formed by a high energy implant, as described below.

Formed in the upper portion of the epitaxial layer 12 are N+ doped source regions 20, having a typical depth of 0.5 μm . A typical doping level of the N+
25 source regions 20 is $6 \times 10^{19}/\text{cm}^3$ at the principal surface. Penetrating through the middle of each source region 20 is a trench in which is formed a conductive gate electrode 22. Also formed immediately over each P+ deep body region 16 is a P+ doped body contact region
30 18, to promote electrical contact between the body region 14 and the overlying source-body metallization layer 30 which also contacts the source regions 20. Insulating the upper portion of each conductive gate electrode 22 is a BPSG (boro-phosphosilicate glass)
35 insulating layer 28.

It is to be understood that the depiction herein

is of the active portion of the transistor. Each transistor active portion is surrounded by a termination portion, typically including doped regions and sometimes a trench. Conventional terminations are
5 suitable in accordance with the present invention and the termination portion hence is not portrayed herein.

Advantageously, this structure using the high energy implantation to achieve the deep P+ body region
16 reduces further diffusion time to establish the
10 final depth of region 16. That is, the high energy implantation step by itself establishes the ultimate depth of deep body region 16 and hence no additional diffusion is needed. This advantageously minimizes the lateral width (due to lateral diffusion) of each
15 transistor cell, and hence maximizes cell surface area density.

A typical width of each trench is 0.8 to 1.0 μm . A typical cell pitch is 6.0 μm . This is an improvement over the pitch of a prior art cell not having the high
20 energy P+ deep body implant, which has a cell pitch of 7.5 μm .

Figure 2 depicts a transistor in the second embodiment of the invention. Most of the elements are the same and have similar reference numbers as in
25 Figure 1. However, this transistor also includes a second (upper) epitaxial layer (drift region) 34 which is N-doped to a concentration of $5 \times 10^{15}/\text{cm}^3$ and has a thickness of 1.0 μm . Also, each cell of this transistor includes a shallower P+ deep body region 36
30 which does not extend as deep as the bottom of the trenches but instead only extends approximately 0.5 μm from the principal surface of the semiconductor body. A typical doping concentration of P+ deep body region 36 is $2 \times 10^{19}/\text{cm}^3$. A typical depth is 2.5 μm . Again, in
35 this case the non-destructive (avalanche) breakdown occurs between the P+ deep body region 36 and the

underlying drain region 10. This embodiment has one advantage over that of the first embodiment in that the parasitic JFET (junction field effect transistor) extending laterally from the P+ deep body region 36 can be significantly reduced.

The third embodiment shown in Figure 3 includes the double epitaxial layer (drift region) structure of Figure 2 but does not include a P+ deep body region. Thus this is relatively simpler to fabricate than the embodiment of Figure 2. It is believed however that the embodiment of Figure 2 is likely to perform better in typical applications than the embodiment of Figure 3, since the Figure 3 transistor may have some residual problem of oxide rupture, i.e. destructive breakdown at the bottom of the trenches, due to the higher electric field between a P+ deep body region and the drain region 10.

For the Figure 3 embodiment, due to absence of any P+ deep body region, only the principal surface will deplete in the body region 14. The intention is that there be avalanche breakdown where the P+ body contact 20 approaches the underlying drift region 34. Otherwise the dimensions and parameters of the Figure 3 transistor are similar to those of Figure 2.

An exemplary process flow for fabricating the embodiments of Figures 1, 2, and 3 is described hereinafter. (These steps are not illustrated because each is conventional.) It is to be understood that this process flow is not the only way to fabricate the structures of Figures 1, 2, and 3, but is illustrative. Also, the various parameters given herein may be varied and still result in a structure and method in accordance with the present invention. The following process flow applies to all embodiments, with variations as described hereinafter.

One begins with an N+ doped substrate 10

conventionally fabricated and having a resistivity of 1 to 5 milliohm•cm. An epitaxial layer 12 is then grown thereon having a resistivity of 0.7 to 1 milliohm•cm and a thickness of 6 to 11 μm . For the embodiments of
5 Figures 2 and 3, one then grows a second epitaxial layer 34 on top of the first epitaxial layer 12. The second epitaxial layer 34 is more strongly doped N type and has a resistivity of 0.5 to 0.6 milliohm•cm. The total thickness of the epitaxial layer(s) in each of
10 the embodiments of Figures 1, 2, and 3 is typically 1 to 2 μm .

The principal surface of the semiconductor body including the epitaxial layer(s) then has a conventional active mask layer formed thereon and
15 patterned. This active mask may be oxide or other suitable material. This active mask defines the active portion of the transistor and hence masks off the termination portion thereof. It is to be understood that each of the embodiments of Figures 1, 2, and 3
20 illustrates only the active portion, with the termination portion not being shown as being outside the drawing edges.

A trench mask layer is then formed and patterned. Using the trench mask as a pattern, the trenches are
25 then etched anisotropically. The trenches are then subject to a sacrificial oxide step to smooth their sidewalls and bottoms. The gate oxide layer 24 is then grown to a thickness of 0.05 to 0.07 μm . A layer of polysilicon is then formed on the principal surface of
30 the semiconductor body and filling all the trenches. The polysilicon layer is then doped to achieve maximum conductivity with a N-type dopant.

Then a gate mask layer (poly mask) is formed over the entire surface of the polysilicon and patterned.
35 This gate mask is then used to etch away the polysilicon except from the trenches, while also

leaving gate contact fingers on the principal surface connecting the gate electrodes in the various trenches.

Then a blanket P type implant forms the P doped body region 14. This implant uses a dosage of 10^{13} to $10^{14}/\text{cm}^2$ at an energy of 50 to 60 KeV, typically using boron as a dopant for an N-channel device.

Next, a P+ region mask layer is formed and patterned, masking off all portions of the principal surface of the semiconductor body except where the P+ regions are to be formed. As shown, typically these P+ regions are located intermediate each adjacent pair of trenches. After patterning of this mask layer, the P+ implant is performed using boron as a dopant. In the embodiments of Figures 1 and 2 this implantation uses an energy of 140 to 160 KeV and a dosage of 5×10^{15} to $1 \times 10^{16}/\text{cm}^2$. For the embodiment of Figure 3, this uses a lower implant energy of 50 to 60 KeV and a dosage of 5×10^{15} to $1 \times 10^{16}/\text{cm}^2$. The P+ dopant is boron.

Thus Figure 1 and Figure 2 represents a high energy P+ implant, and Figure 3 a low energy P+ implant. In each case the P+ implant forms the P+ doped body contact region 20, and in the case of Figures 1 and 2 it also at the same time forms the deep body P+ regions respectively 16 and 36.

Then the P+ region mask is stripped and an N+ source region mask layer is formed and patterned to define the N+ source regions 20. The N+ source implant is then performed at an energy level of 80 to 100 KeV and a dosage of 5×10^{15} to $8 \times 10^{18}/\text{cm}^2$, the dopant being arsenic.

The N+ source mask is then stripped and a trench mask layer is formed and patterned to define the trenches.

Next, a layer of boro-phosphosilicate glass (BPSG) is conventionally deposited and doped. This layer has a thickness of 1 to 1.5 μm . A BPSG mask layer is then

formed and patterned over the BPSG layer and then the BPSG mask is used to etch the BPSG, defining BPSG regions 28 insulating the top side of each conductive gate electrode 22.

5 Then conventional steps complete the device, i.e. stripping the BPSG mask, depositing the source-body metal layer, and masking the metal layer to define source-body contacts 30. Then a passivation layer is formed and a pad mask is formed and patterned and used
10 to define the pad contacts through the passivation layer.

 It is to be understood that the formation of the metal layer 30 has a corresponding step to form the contact to drain 10 (not shown) on the backside of the
15 substrate.

 Thus essentially a single process flow with variations in terms of (1) the P+ high/low energy implantation energies and (2) formation of a single or double epitaxial layer, is used to form each of the
20 embodiments of Figures 1, 2, and 3.

 This disclosure is intended to be illustrative and not limiting; further variations and modifications will be apparent to one skilled in the art in the light of this disclosure and are intended to fall within the
25 scope of the appended claims.

CLAIMS:

We claim:

1. A field effect transistor comprising a plurality of cells, each cell including:

- 5 a substrate of a first conductivity type and having a principal surface;
 a drift region overlying the substrate and of the first conductivity type to a lesser concentration than the substrate;
10 a body region of a second conductivity overlying the drift region into a depth thereof;
 a conductive gate electrode extending from a principal surface of the substrate at the body region into the drift region; and
15 a source region of the first conductivity type formed adjacent the conductive gate electrode at the principal surface of the substrate in the body region;
 wherein a portion of the body region which is
20 more highly doped than a remaining portion thereof extends deeper into the drift region than does the conductive gate electrode; and
 wherein there are at least 12 million
25 cells/square inch of surface area at the principal surface.

2. The transistor of Claim 1, further comprising a body contact region formed in the body region at the principal surface and being of the second conductivity
30 type and having a doping concentration greater than an adjacent part of the body region.

3. The transistor of Claim 1, wherein the portion of the body region which is more highly doped
35 has a concentration of $2 \times 10^{19}/\text{cm}^3$ and extends at least $0.5 \mu\text{m}$ deeper than the conductive gate electrode into

the drift region.

4. A method of making a field effect transistor, comprising the steps of:

- 5 providing a substrate of a first conductivity
 type and having a principal surface;
 growing an epitaxial layer of the first
 conductivity type on the substrate;
 etching a trench extending into the epitaxial
10 layer from the principal surface;
 filling the trench with conductive material.
 implanting a body region of a second
 conductivity type and extending into the epitaxial
 layer from a principal surface of the epitaxial
15 layer;
 masking portions of the principal surface;
 and
 implanting, at an energy higher than that of
 the implantation of the body region, a deep body
20 region of the second conductivity type and
 extending into the epitaxial layer deeper than the
 body region, the deep body region being defined by
 the masked portions of the principal surface.

25 5. The method of Claim 4, wherein the higher
 energy implanting step uses an energy of at least 100
 KeV, and the deep body region extends at least 1.5 μ m
 from the principal surface.

30 6. The method of Claim 4, wherein the field
 effect transistor is one cell of a plurality of such
 cells formed simultaneously, and there are at least 12
 million such cells formed per square inch of the
 principal surface.

35

7. A field effect transistor comprising:

- a substrate of a first conductivity type;
a first drift region of the first conductivity type doped at a lower concentration than the substrate and formed on the substrate;
5 a second drift region of the first conductivity type doped at a concentration intermediate that of the substrate and the first drift region, and formed on the first drift region;
10 a body region of a second conductivity type and being formed on the second drift region;
a conductive gate electrode extending from a principal surface of the body region into the first drift region; and
15 a source region of the first conductivity type adjacent the conductive gate electrode at the principal surface of the body region.

8. The transistor of Claim 7, wherein a portion
20 of the body region which is more highly doped than a remaining portion thereof extends deeper into the second drift region than does a remaining portion of the body region.

9. The transistor of Claim 7, further comprising
25 a body contact region of the second conductivity type formed in the body region at the principal surface and being of higher doping concentration than an adjacent part of the body region.

30 10. The transistor of Claim 7, wherein a surface area of the transistor is less than (1/12 million) square inch.

35 11. The transistor of Claim 7, wherein a maximum thickness of the second drift region is 7 μm .

12. The transistor of Claim 8, wherein the more highly doped portion of the body region extends to within 1.5 μm of the first drift region.

5 13. The transistor of Claim 8, wherein the more highly doped portion of the body region has a doping concentration of at least $10^{19}/\text{cm}^3$.

10 14. A method of making a field effect transistor, comprising the steps of:

 providing a substrate of a first conductivity type;

 growing a first epitaxial layer of the first conductivity type on the substrate;

15 growing a second epitaxial layer of the first conductivity type on the first epitaxial layer;

 forming a body region of a second conductivity type in the second epitaxial layer and extending to a principal surface of the second epitaxial layer;

20 forming a conductive gate electrode extending from the principal surface into the first epitaxial layer; and

 forming a source region of the first conductivity type adjacent the conductive gate electrode and extending into the body region from the principal surface.

30 15. The method of Claim 14, further comprising forming a deep body region of the second conductivity type and of a higher doping concentration than the body region, and extending deeper into the first epitaxial layer than does the body region.

35 16. The method of Claim 14, further comprising forming a body contact region of the second

conductivity type in the body region at the principal surface and being of higher doping concentration than an adjacent part of the body region.

AMENDED CLAIMS

[received by the International Bureau on 12 December 1996 (12.12.96);
original claims 1-3,7-10,12 and 13 amended; new claim 17 added;
remaining claims unchanged (5 pages)]

1. A field effect transistor comprising a plurality of cells, each cell being formed in a semiconductor body having a principal surface and each including:

a drain region of a first conductivity type;
a drift region overlying the drain region and of the first conductivity type and having a lesser dopant concentration than that of the drain region;

a body region of a second conductivity type overlying the drift region;

a conductive gate electrode extending from a principal surface of the semiconductor body at the body region into the drift region; and

a source region of the first conductivity type formed adjacent the conductive gate electrode at the principal surface of the semiconductor body;

wherein a portion of the body region which has a higher dopant concentration than a remaining portion thereof extends deeper into the drift region than does the conductive gate electrode; and

wherein there are at least 12 million cells/square inch of surface area at the principal surface of the semiconductor body.

2. The transistor of Claim 1, further comprising a body contact region formed in the body region at the principal surface and being of the second conductivity type and having a dopant concentration greater than that of an adjacent part of the body region.

3. The transistor of Claim 1, wherein the portion of the body region which is of a higher dopant concentration has a dopant concentration of $2 \times 10^{19}/\text{cm}^3$

and extends at least 0.5 μm deeper than the conductive gate electrode into the drift region.

4. A method of making a field effect transistor,
5 comprising the steps of:

providing a substrate of a first conductivity type and having a principal surface;

growing an epitaxial layer of the first conductivity type on the substrate;

10 etching a trench extending into the epitaxial layer from the principal surface;

filling the trench with conductive material.

15 implanting a body region of a second conductivity type and extending into the epitaxial layer from a principal surface of the epitaxial layer;

masking portions of the principal surface;
and

20 implanting, at an energy higher than that of the implantation of the body region, a deep body region of the second conductivity type and extending into the epitaxial layer deeper than the body region, the deep body region being defined by the masked portions of the principal surface.

25 5. The method of Claim 4, wherein the higher energy implanting step uses an energy of at least 100 KeV, and the deep body region extends at least 1.5 μm from the principal surface.

30 6. The method of Claim 4, wherein the field effect transistor is one cell of a plurality of such cells formed simultaneously, and there are at least 12 million such cells formed per square inch of the
35 principal surface.

7. A field effect transistor comprising:
a substrate of a first conductivity type;
a first drift region of the first
conductivity type having a lower dopant
concentration than the substrate and formed on the
substrate;
a second drift region of the first
conductivity type having a dopant concentration
intermediate that of the substrate and the first
drift region, and overlying the first drift
region;
a body region of a second conductivity type
and overlying the second drift region;
a conductive gate electrode extending from a
principal surface of the body region into the
first drift region; and
a source region of the first conductivity
type adjacent the conductive gate electrode at the
principal surface of the body region.
8. The transistor of Claim 7, wherein a portion
of the body region which has a higher dopant
concentration than that of a remaining portion thereof
extends deeper into the second drift region than does
the remaining portion of the body region.
9. The transistor of Claim 7, further comprising
a body contact region of the second conductivity type
formed in the body region at the principal surface of
the body region and having a higher dopant
concentration than that of an adjacent part of the body
region.
10. The transistor of Claim 7, wherein a surface
area of the transistor is less than 1/12 million of a
square inch.

11. The transistor of Claim 7, wherein a maximum thickness of the second drift region is 7 μm .

5 12. The transistor of Claim 8, wherein the portion of the body region having a higher dopant concentration extends to within 1.5 μm of the first drift region.

10 13. The transistor of Claim 8, wherein the portion of the body region having a higher dopant concentration has a dopant concentration of at least $10^{19}/\text{cm}^3$.

15 14. A method of making a field effect transistor, comprising the steps of:

providing a substrate of a first conductivity type;

growing a first epitaxial layer of the first conductivity type on the substrate;

20 growing a second epitaxial layer of the first conductivity type on the first epitaxial layer;

forming a body region of a second conductivity type in the second epitaxial layer and extending to a principal surface of the second epitaxial layer;

25 forming a conductive gate electrode extending from the principal surface into the first epitaxial layer; and

30 forming a source region of the first conductivity type adjacent the conductive gate electrode and extending into the body region from the principal surface.

35 15. The method of Claim 14, further comprising forming a deep body region of the second conductivity type and of a higher doping concentration than the body

region, and extending deeper into the first epitaxial layer than does the body region.

16. The method of Claim 14, further comprising forming a body contact region of the second conductivity type in the body region at the principal surface and being of higher doping concentration than an adjacent part of the body region.

17. A field effect transistor comprising a plurality of cells; each cell being formed on a semiconductor body having a principal surface and each cell including:

a drain region of a first conductivity type;
a drift region overlying the drain region and of the first conductivity type and having a lesser dopant concentration than the drain region;

a body region of a second conductivity type overlying the drift region;

a conductive gate electrode extending from a principal surface of the semiconductor body at the body region into the drift region; and

a source region of the first conductivity type formed adjacent the conductive gate electrode at the principal surface of the semiconductor body;

wherein a portion of the body region which has a higher dopant concentration than a remaining portion thereof extends deeper into the drift region than does the conductive gate electrode; and

wherein a pitch between adjacent cells at the principal surface is no more than 6 μm .

1/1




FIG. 1




FIG. 2




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/13289

A. CLASSIFICATION OF SUBJECT MATTER

IPC(6) : H01L 29/76, 29/94, 31/062, 31/113, 31/119, 21/265, 21/44
US CL : 257/329, 330, 331, 332, 339, 341, 342; 437/40, 203

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 257/329, 330, 331, 332, 339, 341, 342; 437/40, 203

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
None

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
APS search

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US, A, 5,410,170, (Bulucea et al.) 25 April, 1995, col. 6, line 19 to col. 10, line 50.	1, 4, 6
X	WO 93/03502 (Tokura et al.) 18 February, 1993, page 11 to page 23.	1, 4, 6
----		-----
Y		2
X	US, A, 5,298,442 (Bulucea et al.) 29 March, 1994, col. 11, line 30 to col. 14, line 68.	4
X	JP, A, 57-153469 (Tanabe) 22 September, 1982, page 311 to page 312	4
----		-----
Y		14

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:	*T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance	*X*	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
E earlier document published on or after the international filing date	*Y*	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*&*	document member of the same patent family
O document referring to an oral disclosure, use, exhibition or other means		
P document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

08 OCTOBER 1996

Date of mailing of the international search report

29 OCT 1996

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

STEVEN LOKE *Maarlevs*

Telephone No. (703) 308-0956

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/13289

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☒ Claims Nos.: 7-13 and 15
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

claims 7-13 and 15 are not supported by the written description.
3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Please See Extra Sheet.

1. ☒ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.
☒ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US96/13289

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING

This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be examined, the appropriate additional examination fees must be paid.

Group I, claim(s) 1-3 and 7-13, drawn to a semiconductor device.

Group II, claim(s) 4-6 and 14-16, drawn to a method of making a semiconductor device.

The inventions listed as Groups I and II do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: Group I is directed to a structure of a semiconductor and Group II is directed to a method of making a semiconductor device. The process as claimed in Group II can be used to make other and materially different products. Also, the product as claimed in Group I can be made by another and materially different process.